

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/662,382	09/16/2003	Tomonori Kanai	4703-0101P	2172
2292	7590 03/09/2005		EXAMINER	
BIRCH STEWART KOLASCH & BIRCH  CHU, CHRIS				HRIS C
PO BOX 747 FALLS CHURCH, VA 22040-0747			ART UNIT	PAPER NUMBER
	•		2815	
			DATE MAILED: 03/09/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

			<b>A</b>
	Application No.	Applicant(s)	
	10/662,382	KANAI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Chris C. Chu	2815	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	th the correspondence address -	
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a r  - If NO period for reply is specified above, the maximum statutory perion  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply within the statutory minimum of thin od will apply and will expire SIX (6) MOI tute, cause the application to become Al	reply be timely filed  ty (30) days will be considered timely.  ITHS from the mailing date of this communication  BANDONED (35 U.S.C. § 133).	ation.
Status			
1) Responsive to communication(s) filed on			
•	his action is non-final.		
3) Since this application is in condition for allow closed in accordance with the practice unde	•	·	s is
Disposition of Claims			
4) ⊠ Claim(s) 1 - 8 is/are pending in the application 4a) Of the above claim(s) is/are withd 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1 - 8 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9)⊠ The specification is objected to by the Exami 10)⊠ The drawing(s) filed on 16 September 2003 is Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the oath or declaration is objected to by the	is/are: a)  □ accepted or b)	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.12	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in A riority documents have beer eau (PCT Rule 17.2(a)).	Application No received in this National Stage	-
Attachment(s)  1) Motice of References Cited (PTO-892)	4) 🗍 Interview	Summary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	s)/Mail Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 12/16/03.	5) Notice of 6 Other:	nformal Patent Application (PTO-152)	

Application/Control Number: 10/662,382 Page 2

Art Unit: 2815

#### **DETAILED ACTION**

#### **Drawings**

1. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description:

- (A) In Fig. 1, the reference number "1b" is not disclosed in the specification of instant invention.
- (B) In Fig. 6, the reference number "27" is not disclosed in the specification of instant invention.
- (C) On page 11 of the specification, the reference number "1" is not in drawings.

  Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective

### Specification

action in the next Office action. The objection to the drawings will not be held in abeyance.

2. The disclosure is objected to because of the following informalities:

On page 11, line 18 - page 12, line 19, "1" should be --1a--.

On page 13, lines 18 - 20, "1" should be --1a--.

On page 14, lines 2 and 15, "1" should be --1a--.

On page 14, line 18, "1" should be --10--.

On page 15, line 10, "1" should be --1a--.

On page 17, lines 16 – 22, "1" should be --1a--.

On page 18, lines 12 and 22, "1" should be --1a--.

On page 19, line 14, "1" should be --1a--.

On page 20, lines 3 and 12, "1" should be --1a--.

On page 21, lines 1 and 4, "1" should be --10--.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 4 and 8 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
  - (A) In claims 4 and 8, the term "high-frequency" is a relative term which renders the claim indefinite. The term "high-frequency" is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

Application/Control Number: 10/662,382

Art Unit: 2815

## Claim Rejections - 35 USC § 102

Page 4

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claims 1 and 3 8 are rejected under 35 U.S.C. 102(e) as being anticipated by Seshan (U. S. Pat. No. 6,686,659).

Regarding claim 1, Seshan discloses in e.g., Fig. 11 a semiconductor device (500; column 8, line 64) comprising:

- peripheral electrodes (504; column 9, line 28 29) formed on a periphery of a
   semiconductor chip (500; column 8, line 64);
- internal electrodes (502; column 9, line 18) formed inside the peripheral electrodes on the semiconductor chip (see e.g., Fig. 11); and
- circuits (520; column 9, line 55) formed in the semiconductor chip,
- wherein the peripheral electrodes (504) are connected to the circuits by an internal line (i.e., 515; column 9, line 65), and the internal electrodes are connected to the circuits and the peripheral electrodes by the internal line (see e.g., Fig. 11 and column 10, lines 31 37).

Regarding claims 3 and 7, Seshan discloses in e.g., Fig. 11 the internal electrodes comprising a power supply terminal (column 9, lines 16 - 18).

Regarding claims 4 and 8, the limitation "the peripheral electrodes not connected to the internal electrodes being used as terminals for high-frequency signals" is intended use language which does not differentiate the claimed structure over Seshan. Since the terminals of Seshan are capable of performing the intended use, Seshan meets the claim.

Regarding claim 5, Seshan discloses in e.g., Fig. 11 a semiconductor device (510; column 9, line 51) comprising:

- peripheral electrodes (504; column 9, line 28 29) formed on a periphery of a semiconductor chip (500; column 8, line 64);
- internal electrodes (502; column 9, line 18) formed inside the peripheral electrodes on the semiconductor chip (see Fig. 11); and
- circuits (520; column 9, line 55) formed in the semiconductor chip,
- wherein the peripheral electrodes (504) are connected to the circuits by an internal line (i.e., 515; column 9, line 65), the internal electrodes (502) are connected to the circuits and the peripheral electrodes by the internal line (see Fig. 11 and column 10, lines 31 - 37), and the internal electrodes (502) are also connected to rewired lines (e.g., 603; column 10, line 3), the rewired lines formed above the internal electrodes with an insulating layer (600; column 9, lines 3 - 4) therebetween, and at ends of the rewired lines formed area array electrodes (i.e., 604 in Fig. 11).

Regarding claim 6, Seshan discloses in e.g., Fig. 11 a semiconductor device (510) comprising:

peripheral electrodes (504) formed on a periphery of a semiconductor chip (500);

Application/Control Number: 10/662,382

Art Unit: 2815

- internal electrodes (502) formed inside the peripheral electrodes on the semiconductor chip (see Fig. 11);

Page 6

- area array electrodes (604, 608 and 610) connected to selected one of the peripheral electrodes and the internal electrodes and formed on the semiconductor chip; and
- circuits (520; column 9, line 55) formed in semiconductor chip,
- wherein the peripheral electrodes (504) are connected to the circuits by an internal line (i.e., 515; column 9, line 65), the internal electrodes (502) are connected to the circuits and the peripheral electrodes by the internal line (see Fig. 11 and column 10, lines 31 37), and the area array electrodes (604, 608 and 610) comprise first area array electrodes (604) connected to the internal electrodes (502) by rewired lines (603) and second area array electrodes (608 and 610) connected to the peripheral electrodes (504) by rewired lines (607 and 609).

#### Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Seshan in view of Arnold et al. (U. S. Pat. No. 4,521,449).

Seshan discloses the claimed invention except for the side of the internal electrodes being smaller than the peripheral electrodes. Arnold et al. teaches in Fig. 2 the side of internal

electrodes (24; column 5, lines 14 and 15) being smaller than peripheral electrodes (42; column 3, line 50). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Seshan by using the small size of the internal electrodes of Arnold et al. into the internal electrodes of Seshan as taught by Arnold et al. The ordinary artisan would have been motivated to modify Seshan in the manner described above for at least the purpose of providing the density of vias to be less dense than the pads of the I/O connections to the device (column 3, lines 40 - 43).

9. Claims 1 – 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fang (U. S. Pat. No. 6,713,870).

Regarding claim 1, Fang discloses in e.g., Fig. 5 a semiconductor device (66; column 3, line 16) comprising:

- peripheral electrodes (511 and 512; column 2, lines 64 65) formed on a periphery of
   a semiconductor chip (66; column 3, line 16 and see Fig. 5);
- internal electrode (54; column 3, line 8) formed inside the peripheral electrodes on the semiconductor chip (see e.g., Fig. 5); and
- circuits (internal metal circuit layers on the element 611; column 3, lines 15 19)
   formed in the semiconductor chip,
- wherein the peripheral electrodes (511 an d512) are connected to the circuits by an internal line (anyone of the internal metal circuit layers on the element 611 and/or the element 55), and the internal electrode (54) is connected to the circuits and the peripheral electrodes (511) by the internal line (see e.g., Fig. 4).

While Fang discloses the internal electrode, Fang does not disclose a plurality of the internal electrodes. It would have been obvious to one having ordinary skill in the art at the time the invention was made to duplicate the internal electrode on the other part of the semiconductor chip, since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. The ordinary artisan would have been motivated to modify Fang in the manner described above for at least the purpose of decreasing the complexity of the circuit layout under a redistribution consideration (column 2, lines 14 – 15). St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Regarding claim 2, Fang discloses in e.g., Fig. 5 the internal electrodes being smaller than the peripheral electrodes (see e.g., Fig. 5).

Regarding claim 3, Fang discloses in e.g., Fig. 5 the internal electrodes comprising a terminal (521). Furthermore, the term such as "power supply terminal", "ground terminal" or "clock terminal" is nothing more than a mere description of intended use of a terminal. Since the terminal (521) is capable of performing the intended use, the terminal (521) of Fang meets the claim.

Regarding claim 4, Fang discloses in e.g., Fig. 5 and column 1, lines 50 - 61 the peripheral electrodes not connected to the internal electrodes being used as terminals for high-frequency signals.

10. Claims 5 – 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fang (U. S. Pat. No. 6,713,870) in view of Galloway (U. S. Pat. No. 5,886,414).

Regarding claim 5, Fang discloses in e.g., Fig. 5 a semiconductor device comprising:

Application/Control Number: 10/662,382

Art Unit: 2815

peripheral electrodes (511 and 512; column 2, lines 64 – 65) formed on a periphery of a semiconductor chip (66; column 3, line 16 and see Fig. 5);

Page 9

- internal electrode (54; column 3, line 8) formed inside the peripheral electrodes on the semiconductor chip (see Fig. 5); and
- circuits (internal metal circuit layers on the element 611; column 3, lines 15 19) formed in the semiconductor chip,
- wherein the peripheral electrodes (511 and 512) are connected to the circuits by an internal line (anyone of the internal metal circuit layers on the element 611 and/or the element 55), the internal electrode (54) is connected to the circuits and the peripheral electrodes by the internal line (see Fig. 5).

While Fang discloses the internal electrode, Fang does not disclose a plurality of the internal electrodes. It would have been obvious to one having ordinary skill in the art at the time the invention was made to duplicate the internal electrode on the other part of the semiconductor chip, since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. The ordinary artisan would have been motivated to modify Fang in the manner described above for at least the purpose of decreasing the complexity of the circuit layout under a redistribution consideration (column 2, lines 14 – 15). St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Furthermore, while Fang discloses the internal electrode and area array electrodes, Fang does not disclose rewired lines. Galloway teaches in e.g., Fig. 1 internal electrode (16) being connected to rewired lines (12a), the rewired lines formed above the internal electrodes with an insulating layer (18'; column 2, lines 56 – 58) therebetween, and at ends of the rewired lines

formed area array electrodes (24). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Fang by using the rewired lines of Galloway on the internal electrodes of Fang as taught by Galloway. The ordinary artisan would have been motivated to modify Fang in the manner described above for at least the purpose of increasing area for electrically contacting the die without changing the die design (column 3, lines 11 - 14).

Regarding claim 6, Fang discloses in e.g., Fig. 5 a semiconductor device comprising:

- peripheral electrodes (511 and 512) formed on a periphery of a semiconductor chip (66);
- internal electrode (54) formed inside the peripheral electrodes on the semiconductor chip (see Fig. 5);
- area array electrodes (521 and 522) connected to selected one of the peripheral electrodes and the internal electrodes and formed on the semiconductor chip; and
- circuits (internal metal circuit layers on the element 611; column 3, lines 15 19)
   formed in semiconductor chip,
- wherein the peripheral electrodes (511 and 512) are connected to the circuits by an internal line (anyone of the internal metal circuit layers on the element 611 and/or the element 55), the internal electrode (54) is connected to the circuits and the peripheral electrodes by the internal line (see Fig. 5), and the area array electrodes (521 and 522) comprise first area array electrodes (521) connected to the internal electrodes (54) and second area array electrodes (522) connected to the peripheral electrodes (512) by rewired lines (532).

While Fang discloses the internal electrode, Fang does not disclose a plurality of the internal electrodes. It would have been obvious to one having ordinary skill in the art at the time the invention was made to duplicate the internal electrode on the other part of the semiconductor chip, since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. The ordinary artisan would have been motivated to modify Fang in the manner described above for at least the purpose of decreasing the complexity of the circuit layout under a redistribution consideration (column 2, lines 14 – 15). St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Furthermore, while Fang discloses the internal electrode and area array electrodes, Fang does not disclose rewired lines. Galloway teaches in e.g., Fig. 1 first area array electrodes (24) connected to the internal electrodes (16) by rewired lines (12a). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Fang by using the rewired lines of Galloway on the internal electrodes of Fang as taught by Galloway. The ordinary artisan would have been motivated to modify Fang in the manner described above for at least the purpose of increasing area for electrically contacting the die without changing the die design (column 3, lines 11 - 14).

Regarding claim 7, Fang discloses in e.g., Fig. 5 the internal electrodes comprising a terminal (521). Furthermore, the term such as "power supply terminal", "ground terminal" or "clock terminal" is nothing more than a mere description of intended use of a terminal. Since the terminal (521) is capable of performing the intended use, the terminal (521) of Fang meets the claim.

Regarding claim 8, Fang discloses in e.g., Fig. 5 and column 1, lines 50 – 61 the peripheral electrodes not connected to the internal electrodes being used as terminals for high-frequency signals.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Sugizaki, Bertolet et al., Yoshida, Lin et al., Denton et al., Nishihara et al., Ibnabdeljalil et al., Kobayashi et al., Miyata et al., Kawahara et al., Shiraishi et al., Liu et al., Matsuda, Matsuo et al. and Ohkubo et al. disclose semiconductor device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The examiner can normally be reached on 11:30 - 8:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov.

Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chris C. Chu Examiner Art Unit 2815

c.c. Wednesday, March 02, 2005

GEORGE ECKERT
PRIMARY EXAMINER